| Topic | Replies | Views | Activity | |
|---|---|---|---|---|
|
WF_XXX Internal Pin Aliases (and @MAP_IO Help)
Intro First, I want to clarify that there are two sets of pins when discussing the main FPGA device. EXTERNAL The physical pins that run along the perimeter of the FPGA device’s PCB. INTERNAL The small pins that sur… |
|
427 | 7 | July 20, 2020 |
|
Linux udev Rules
Hi all, For Linux support, you need to add a udev rule for read/write permission for the USB device. # Store the file here: # /etc/udev/rules.d/60-webfpga.rules # # Run this command to reload the udev rules without r… |
|
360 | 4 | September 22, 2019 |
| Issue with command line synthesis (Ubuntu in VirtualBox) |
|
34 | 4 | January 6, 2021 |
| Trouble connecting Ubuntu VM |
|
40 | 6 | January 3, 2021 |
| Beginner Project toggle IO pins |
|
322 | 6 | December 7, 2020 |
| Doesn't like clock on pin 3? Routing of Design: Failed |
|
60 | 3 | October 10, 2020 |
| Misunderstanding bitwise OR? |
|
135 | 2 | April 27, 2020 |
| Further chapters of the book? |
|
129 | 2 | April 27, 2020 |
| Board shows up as unrecognized |
|
114 | 2 | April 27, 2020 |
| Verilog Demo Connections for the Kit |
|
464 | 5 | February 26, 2020 |
| FPGA board pinout (ShataPlus) |
|
337 | 2 | October 24, 2019 |
| WebFPGA Documentation book |
|
293 | 2 | January 14, 2020 |
| Windows Supported? |
|
430 | 10 | January 5, 2020 |
| Broken Component? |
|
155 | 2 | November 6, 2019 |
| Programming language |
|
348 | 7 | November 2, 2019 |
| WF_Blinky_with_switch.v Questions |
|
197 | 2 | October 23, 2019 |
| FPGA 10kHz oscillator |
|
277 | 6 | October 23, 2019 |
| Closeup photo of unit with breadboard pin headers soldered on? |
|
213 | 3 | October 22, 2019 |
| FPGA 48 MHz oscillator |
|
210 | 3 | October 21, 2019 |
| How to use command-line flow (IceStorm or Cloud Synth) |
|
891 | 23 | January 4, 2021 |
| Making the project open source |
|
248 | 5 | October 14, 2019 |
| Platforms that support WebUSB [link to info] |
|
177 | 1 | September 17, 2019 |
| Are you sure about the breadboard pin layout? |
|
238 | 3 | September 5, 2019 |
| Command line build under windows |
|
189 | 4 | September 4, 2019 |
| How can we drive the PLL? |
|
274 | 9 | September 2, 2019 |
| Generating or using a reset signal |
|
526 | 6 | September 1, 2019 |
| Current limits for User FPGA pins |
|
211 | 9 | August 27, 2019 |
| Nice job, bravo |
|
174 | 1 | August 25, 2019 |
| Quick Start Guide |
|
250 | 2 | August 21, 2019 |
| Tools location, and a Chromium programming issue |
|
198 | 3 | August 11, 2019 |
